AD Controls - Clocks and Links Engineering
CAMAC
,
TCLK
,
BSCLK
,
MDAT
, Permit systems
Main Phone x8181
Mark Austin
x3456
Mike Coburn
x4798
Chris Olsen
x5328
Jeremy Arnold
x4072
CAMAC
Introduction to CAMAC
CAMAC Bus Definitions
CAMAC Modules
Module Support List
CAMAC Links
Link Repeaters
Fiber repeater indicators
Fiber repeater rear panel I/O
MI Fiber repeater assignments
Copper repeater system description
Beamline endrack wiring
Beamline cable list
TCLK - Tevatron Clock
TCLK event definitions
TCLK schematic
TCLK signal description
TLG - Time Line Generator
Timeline Drawings
FE Rules
Booster permit $0E holdoff & RR reset moves
TLG rule for event $1B
IP Wiring
GPIP Information
G128 - Tevatron Clock Repeater/Fanout
EPICURE DESIGN NOTE 108.00
BSCLK - Beam Synchronous Clock
BSCLK event definitions
Block diagram
PAL Equations
RF/7 countdown box
Schematic
Altera files
MDAT - Machine Data
MDAT frame definitions
Eight frame MDAT transmitter IP module
Frame timing
VME Modules
List of VME modules
Other
RD MADC
Other Schematics and Writeups
MiniBoone scaler timing
Tevatron 19 conductor assignments
Permit Systems
CAMAC C200 Module Locations
CAMAC C201 Module Locations
MI RR P1 P2 Permit Drawing
NUMI Permit Drawing
MI-8 Permit Wiring
P3 SWYD Permit Drawing
Muon Beam Permit Loop
Booster Permit Drawing
Misc
LClock definitions
HINS Clock definitions
(Obsolete)
FAST Clock definitions
P2IP Clock definitions
Signal descriptions
Kickers
Java stuff
CAMAC errors today
Stock Catalog
OPS Log
BSSB - Beam Switch Sum Box
Scenarios (V13.1)
BSSB Schematics
MFTU - Multi-Function Timing Unit
MFTU Schematic
Fermi Home Page
AD Home Page
AD Controls Home Page
Security, Privacy, Legal